# LEUVEN

# **FPGA** security

Nele Mentens nele.mentens@kuleuven.be

Summer school on real-world crypto and privacy

May 31 – June 5, 2015, Šibenik, Croatia

#### Outline

- Introduction
- FPGA technology
- FPGA security

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

#### Introduction Outline FPGA vs. other platforms Introduction HW HW-SW SW - FPGA vs. other platforms General Domain ASIC FPGA VLIW DSP purpose specific - FPGA vs. ASIC Area efficiency - FPGA vs. general purpose microprocessor - FPGA application High Low FPGA technology Performance/Energy unit FPGA security Low High Programmability Summer School, May 31 – June 5, 2015, Šibenik, Croatia Summer School, May 31 – June 5, 2015, Šibenik, Croatia

LEUVEN

#### Introduction FPGA vs. ASIC

- FPGA = Field-Programmable Gate Array

   Programmable hardware
- ASIC = Application-Specific Integrated Circuit – Fixed hardware
- FPGA advantages over ASIC
  - faster time-to-market
  - smaller Non-Recurring Engineering (NRE) cost
  - programmable in the field
- ASIC advantages over FPGA
  - lower cost for high volumes
  - better performance

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

# Introduction FPGA vs. general purpose microprocessor

- FPGA
  - Programmable hardware
  - Code (= hardware description language, e.g. VHDL) describes the hardware that we need
- General purpose microprocessor
  - Fixed hardware
  - Code (= programming language, e.g. C) describes what should be executed on the fixed hardware

#### Introduction FPGA application

- Prototype for ASIC design
- End product
  - Recently developed FPGAs are heterogeneous systems with dedicated building blocks.
  - FPGAs closely follow technology scaling because they are manufactured in high volumes.
- Application domains:
  - space
  - telecommunication
  - signal processing
  - ...
- · Many applications require data security on FPGA.

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

#### Introduction

- FPGA technology
  - Architecture
  - Configuration
  - Design flow
  - Example code
  - Vendors
  - Performance comparison

#### · FPGA security

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

Outline



LEUVEN



Summer School, May 31 – June 5, 2015, Šibenik, Croatia









EUVER

DCM

ocket IO



#### FPGA technology Architecture – evolution of Xilinx FPGAs



- Zynq-7000 series
- ARM + FPGA
- Processor-centered architecture

#### FPGA technology Configuration

- Configuration data: bitstream
- Configuration technology:
  - (anti-)fuse: one-time programmable
  - flash: non-volatile configuration memory
  - SRAM: volatile configuration memory
- SRAM (vs. flash) configuration memory
  - Higher density
  - Higher power consumption
  - On-board or on-chip non-volatile memory needed to store the bitstream during power-off
  - Higher configuration speed

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

### FPGA technology Configuration

Summer School, May 31 - June 5, 2015, Šibenik, Croatia

- On recent FPGAs, configuration can be partial/dynamic:
  - Partial: only a part of the FPGA is reconfigured
- Dynamic: the FPGA is reconfigured at run-time
- For dynamic reconfiguration, the configuration memory is accessible from inside the FPGA through an ICAP (Internal Configuration Access Port)\*



 On processor-centered architectures, the (partial or full) configuration is handled by the processor through a PCAP (Processor Configuration Access Port)\*

#### \*terminology used for Xilinx FPGAs

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

#### FPGA technology Configuration

- Design parameters for partial reconfiguration:
  - bitstream size
    - · proportional to the size of the reconfigurable partition
  - reconfiguration time
    - · proportional to the size of the reconfigurable partition
  - availability of on-chip decryption
    - not available for partial bitstreams in older FPGA families

Summer School, May 31 – June 5, 2015, Šibenik, Croatia



Summer School, May 31 – June 5, 2015, Šibenik, Croatia

 FPGA technology
 End of the second second



|   | FPGA technology<br>Configuration |   |   |                |    |                |                |  |                    |  |                    |   |  |
|---|----------------------------------|---|---|----------------|----|----------------|----------------|--|--------------------|--|--------------------|---|--|
| А | В                                | С | D | Z <sub>0</sub> | Z1 | Z <sub>2</sub> | Z <sub>3</sub> |  | Z <sub>65280</sub> |  | Z <sub>65535</sub> |   |  |
| 0 | 0                                | 0 | 0 | 0              | 1  | 0              | 1              |  | 0                  |  | 1                  | why 16 coniguration                           |  |
| 0 | 0                                | 0 | 1 | 0              | 0  | 1              | 1              |  | 0                  |  | 1                  | DILS IOF a 4-10-1 LOT !                       |  |
| 0 | 0                                | 1 | 0 | 0              | 0  | 0              | 0              |  | 0                  |  | 1                  |   |  |
| 0 | 0                                | 1 | 1 | 0              | 0  | 0              | 0              |  | 0                  |  | 1                  | 2 <sup>16</sup> possible output<br>functions: |  |
| 0 | 1                                | 0 | 0 | 0              | 0  | 0              | 0              |  | 0                  |  | 1                  |   |  |
| 0 | 1                                | 0 | 1 | 0              | 0  | 0              | 0              |  | 0                  |  | 1                  | $Z_0 = 0$                                     |  |
| 0 | 1                                | 1 | 0 | 0              | 0  | 0              | 0              |  | 0                  |  | 1                  | $7_1 = A' B' C' D'$                           |  |
| 0 | 1                                | 1 | 1 | 0              | 0  | 0              | 0              |  | 0                  |  | 1                  | $\overline{z} = A' P' C' D$                   |  |
| 1 | 0                                | 0 | 0 | 0              | 0  | 0              | 0              |  | 1                  |  | 1                  | 2 <sub>2</sub> - A.B.C.D                      |  |
| 1 | 0                                | 0 | 1 | 0              | 0  | 0              | 0              |  | 1                  |  | 1                  | $Z_3 = A'.B'.C'$                              |  |
| 1 | 0                                | 1 | 0 | 0              | 0  | 0              | 0              |  | 1                  |  | 1                  |   |  |
| 1 | 0                                | 1 | 1 | 0              | 0  | 0              | 0              |  | 1                  |  | 1                  | $Z_{65280} = A$                               |  |
| 1 | 1                                | 0 | 0 | 0              | 0  | 0              | 0              |  | 1                  |  | 1                  | 05200   |  |
| 1 | 1                                | 0 | 1 | 0              | 0  | 0              | 0              |  | 1                  |  | 1                  |   |  |
| 1 | 1                                | 1 | 0 | 0              | 0  | 0              | 0              |  | 1                  |  | 1                  | ∠ <sub>65535</sub> = 1                        |  |
| 1 | 1                                | 1 | 1 | 0              | 0  | 0              | 0              |  | 1                  |  | 1                  |   |  |

Summer School, May 31 – June 5, 2015, Šibenik, Croatia



Summer School, May 31 – June 5, 2015, Šibenik, Croatia





Summer School, May 31 – June 5, 2015, Šibenik, Croatia

#### FPGA technology Example code

LEUVEN

- Two code snippets that describe the same function:
  - One in VHDL (to be processed by a synthesis tool)
  - One in C (to be processed by a compiler)









Summer School, May 31 – June 5, 2015, Šibenik, Croatia

#### FPGA technology Vendors

EUVE

LEUVEN

- Xilinx and Altera:
  - SRAM-based FPGAs
  - Over 2/3 of the FPGA market
- MicroSemi:
  - Flash-based FPGAs
  - Specific market sector for applications that require high reliability, high security, low power
- Lattice and Quicklogic:
  - Low power

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

#### FPGA technology Performance comparison



- Be careful not to compare apples to oranges.
  - Performance depends on: - the place & route seed,
  - the place & route seed,
     the degree of occupation,
  - the speed grade of the device.
     Results and picture from Saar
- Drimer's Ph.D. dissertation Use the ATHENa tool of George
- Mason University for a fair comparison (https://cryptography.gmu.edu/

EUVEN

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

# Outline

- Introduction
- FPGA technology
- FPGA security
  - Crypto on FPGA
  - Secure remote configuration
  - Secure IP core licensing

# FPGA security Crypto on FPGA

- Maximize the use of dedicated building blocks
  - Multipliers (in older FPGAs)
    - A\*B
    - with or without registers
  - DSP slices (in more recently developed FPGAs)
    - version 1: A \* B + C
    - version 2: (A + B) \* C + D
    - many options for including or excluding pipeline registers
  - Block RAM
    - single-port or dual-port
  - Shift registers
    - a LUT can also be used as an addressable shift register

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

# **FPGA** security Crypto on FPGA



- and MixColumns DSP slices for
- AddRoundKey

 S. Drimer, T. Güneysu, and C. Paar, "DSPs, BRAMs and a pinch of logic: extended recipes for AES on FPGAs", ACM Transactions on Reconfigurable Technology and Systems (TRETS), 3(1), 2010



8K T2'

Summer School, May 31 - June 5, 2015, Šibenik, Croatia

# **FPGA** security

## Secure remote configuration

- Technology support:
  - Confidentiality: Built-in decryption core (AES), encryption/decryption key stored in internal ROM Authentication:
  - Built-in HMAC core, authentication key included in the encryption bitstream
- Issues:
  - Vulnerability to replay attacks:
    - Changing the encryption/decryption key can't be done remotely without erasing the whole configuration
  - Vulnerability to side-channel attacks:
  - · The built-in decryption core was proven to be susceptible to side-channel attacks, allowing the attacker to recover the bitstream [2]

[2] A. Moradi, M. Kasper, and C. Paar. Black-Box Side-Channel Attacks Highlight the Importance of Control on the state of the

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

#### **FPGA** security Secure remote configuration

#### · How do we avoid using the existing technology support?

- Architectures that allow "any" cryptographic protocol to be executed, use partial reconfiguration
- Static part: communication + cryptography + reconfiguration control
- Reconfigurable part: the application



· Challenge: store the bitstream in a secure manner

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

#### **FPGA** security Secure IP core licensing

#### Design re-use

- · Growing market of selling and buying efficient software and hardware cores
- Design re-use on FPGA: easy and dynamic integration
- · Pitfall: loss of IP if no security measures are taken
- Solution: IP core licensing scheme
  - Online/offline schemes
  - Pay-per-use/pay-once schemes

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

#### **FPGA** security Secure remote configuration

- Store the bitstream in a secure manner
  - FPGA is trusted: bitstream storage in Block RAM
    - Use bitstream compression [3,4]
    - Re-encryption of the bitstream before storing it in external memory [5]
- Board is trusted: bitstream storage in external memory
- Open challenge:

EUVE

EUVE

- Vulnerability of the built-in decryption core that always performs the first decryption
- [3] J. Vliegen, N. Mentens, and I. Verbauwhede, "Secure, remote, dynamic reconfiguration of FPGAs," ACM Transactions on Reconfigurable Technology and Systems 7(4), pp. 8:1-8:19, 2014. [4] J. Vliegen, N. Mentens, and I. Verbauwhede, "A Single-chip Solution for the Secure Remote
- Configuration of FPGAs using Bitstream Compression," In 2013 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2013, R. Cumplido, E. De la Torre, and M. Wirthlin (eds.), IEEE Computer Society, pp. 1-6, 2013.
- [5] H. Kashyap, and R. Chaves, "Secure partial dynamic reconfiguration with unsecured external memory," In the 24th International Conference on Field Programmable Logic and Applica 2014, pp. 1-7, 2014. ons. FPL

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

#### **FPGA** security Secure IP core licensing

- Existing work on IP core licensing on FPGA: Software cores on a processor embedded in the FPGA
  - Solutions for the implementation of only one hardware IP core
- Our work:

Practical pay-per-use solution for the implementation of many IP cores on one FPGA [6,7]

- [6] R. Maes, D. Schellekens, and I. Verbauwhede. "A Pay-per-Use Licensing Scheme for Hardware IP Cores in Recent SRAM based FPGAS," IEEE Transactions on Information Forensics and Security, 191;98–108, 2012.
   [7] J. Vilegen, D. Koch, N. Mentens, D. Schellekens, and I. Verbauwhede. "Practical feasibility evaluation and improvement of a pay-per-use licensing Scheme for hardware IP Cores in Xillinx FPGAs," Journal of Cryptographic Engineering 2014(1), pp. 1-10, 2014.



Summer School, May 31 - June 5, 2015, Šibenik, Croatia



**FPGA** security

LEUVEN

#### Secure IP core licensing

Issues in the original architecture: •

•

- Nested partial reconfiguration
- The metering design is in the static part The system developer's design is in the reconfigurable part The IP core is a partial module in the system developer's design This means we need nested partial reconfiguration, which is not provided by commercial design tools esign toos – Flexible placement of IP cores – The bitstream contains placement information – This means the IP core can only be placed at a predetermined position – Flexible placement is also not provided by commercial design tools
- Solution: use the academic tool GoAhead [8]
- Additional improvement: key storage in the configuration memory instead of in the flip-flops in the reconfigurable fabric of the FPGA
- [8] C. Beckhoff, D. Koch, and J. Tørresen. Go Ahead: A Partial Reconfiguration Framework. In IEEE 20th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pages 37–44. IEEE, 2012.

Summer School, May 31 – June 5, 2015, Šibenik, Croatia

Conclusion

EUVE

- Many FPGA-specific challenges in security
- · Partial/dynamic reconfiguration is important for security applications
- Continuous effort of FPGA vendors to provide security features •
- New FPGA architectures pose new problems, but also new opportunities